quantum+transport+lab
-
Highly Efficient Charge-to-Spin Interconversion in Graphene Heterostructures
Researchers present a new route for designing a graphene-based active spintronic component
KAIST physicists described a route to design the energy-efficient generation, manipulation and detection of spin currents using nonmagnetic two-dimensional materials. The research team, led by Professor Sungjae Cho, observed highly efficient charge-to-spin interconversion via the gate-tunable Rashba-Edelstien effect (REE) in graphene heterostructures.
This research paves the way for the application of graphene as an active spintronic component for generating, controlling, and detecting spin current without ferromagnetic electrodes or magnetic fields.
Graphene is a promising spintronic component owing to its long spin diffusion length. However, its small spin-orbit coupling limits the potential of graphene in spintronic applications since graphene cannot be used to generate, control, or detect spin current.
“We successfully increased the spin-orbit coupling of graphene by stacking graphene on top of 2H-TaS2, which is one of the transition metal dichalcogenide materials with the largest spin-orbit coupling. Graphene now can be used to generate, control, and detect spin current,” Professor Cho said.
The Rashba-Edelstein effect is a physical mechanism that enables charge current-to-spin current interconversion by spin-dependent band structure induced by the Rashba effect, a momentum-dependent splitting of spin bands in low-dimensional condensed matter systems.
Professor Cho’s group demonstrated the gate-tunable Rashba-Edelstein effect in a multilayer graphene for the first time. The Rahsba-Edelstein effect allows the two-dimensional conduction electrons of graphene to be magnetized by an applied charge current and form a spin current. Furthermore, as the Fermi level of graphene, tuned by gate voltage, moves from the valence to conduction band, the spin current generated by graphene reversed its spin direction.
This spin reversal is useful in the design of low-power-consumption transistors utilizing spins in that it provides the carrier “On” state with spin up holes (or spin down electrons) and the "Off" state with zero net spin polarization at so called “charge neutrality point” where numbers of electrons and holes are equal.
“Our work is the first demonstration of charge-to-spin interconversion in a metallic TMD (transition-metal dichalcogenides) and graphene heterostructure with a spin polarization state controlled by a gate. We expect that the all-electrical spin-switching effect and the reversal of non-equilibrium spin polarization by the application of gate voltage is applicable for the energy-efficient generation and manipulation of spin currents using nonmagnetic van der Waals materials,” explained Professor Cho.
This study (https://pubs.acs.org/doi/10.1021/acsnano.0c01037) was supported by the National Research Foundation of Korea.
Publication:
Lijun Li, Jin Zhang, Gyuho Myeong, Wongil Shin, Hongsik Lim, Boram Kim, Seungho Kim, Taehyeok Jin, Stuart Cavill, Beom Seo Kim, Changyoung Kim, Johannes Lischner, Aires Ferreira, and Sungjae Cho, Gate-Tunable Reversible Rashba−Edelstein Effect in a Few-Layer Graphene/2H-TaS2 Heterostructure at Room Temperature. ACS Nano 2020. Link to download the paper: https://pubs.acs.org/doi/10.1021/acsnano.0c01037
Profile:
Professor Sungjae Cho, PhD
sungjae.cho@kaist.ac.kr
http://qtak.kaist.ac.kr
Department of Physics
Korea Advanced Institute of Science and Technology (KAIST)
https://www.kaist.ac.kr
Daejeon 34141, Korea
2020.05.18 View 8361 -
Black Phosphorous Tunnel Field-Effect Transistor as an Alternative Ultra-low Power Switch
Researchers have reported a black phosphorus transistor that can be used as an alternative ultra-low power switch. A research team led by Professor Sungjae Cho in the KAIST Department of Physics developed a thickness-controlled black phosphorous tunnel field-effect transistor (TFET) that shows 10-times lower switching power consumption as well as 10,000-times lower standby power consumption than conventional complementary metal-oxide-semiconductor (CMOS) transistors.
The research team said they developed fast and low-power transistors that can replace conventional CMOS transistors. In particular, they solved problems that have degraded TFET operation speed and performance, paving the way to extend Moore’s Law.
In the study featured in Nature Nanotechnology last month, Professor Cho’s team reported a natural heterojunction TFET with spatially varying layer thickness in black phosphorous without interface problems. They achieved record-low average subthreshold swing values over 4-5 dec of current and record-high, on-state current, which allows the TFETs to operate as fast as conventional CMOS transistors with as much lower power consumption.
"We successfully developed the first transistor that achieved the essential criteria for fast, low-power switching. Our newly developed TFETs can replace CMOS transistors by solving a major issue regarding the performance degradation of TFETs,"Professor Cho said.
The continuous down-scaling of transistors has been the key to the successful development of current information technology. However, with Moore’s Law reaching its limits due to the increased power consumption, the development of new alternative transistor designs has emerged as an urgent need.
Reducing both switching and standby power consumption while further scaling transistors requires overcoming the thermionic limit of subthreshold swing, which is defined as the required voltage per ten-fold current increase in the subthreshold region. In order to reduce both the switching and standby power of CMOS circuits, it is critical to reduce the subthreshold swing of the transistors.
However, there is fundamental subthreshold swing limit of 60 mV/dec in CMOS transistors, which originates from thermal carrier injection. The International Roadmap for Devices and Systems has already predicted that new device geometries with new materials beyond CMOS will be required to address transistor scaling challenges in the near future. In particular, TFETs have been suggested as a major alternative to CMOS transistors, since the subthreshold swing in TFETs can be substantially reduced below the thermionic limit of 60 mV/dec. TFETs operate via quantum tunneling, which does not limit subthreshold swing as in thermal injection of CMOS transistors.
In particular, heterojunction TFETs hold significant promise for delivering both low subthreshold swing and high on-state current. High on-current is essential for the fast operation of transistors since charging a device to on state takes a longer time with lower currents. Unlike theoretical expectations, previously developed heterojunction TFETs show 100-100,000x lower on-state current (100-100,000x slower operation speeds) than CMOS transistors due to interface problems in the heterojunction. This low operation speed impedes the replacement of CMOS transistors with low-power TFETs.
Professor Cho said, “We have demonstrated for the first time, to the best of our knowledge, TFET optimization for both fast and ultra-low-power operations, which is essential to replace CMOS transistors for low-power applications.” He said he is very delighted to extend Moore’s Law, which may eventually affect almost every aspect of life and society. This study (https://doi.org/10.1038/s41565-019-0623-7) was supported by the National Research Foundation of Korea.
Publication:
Kim et al. (2020) Thickness-controlled black phosphorus tunnel field-effect transistor for low-power switches. Nature Nanotechnology. Available online at https://doi.org/10.1038/s41565-019-0623-7
Profile:
Professor Sungjae Cho
sungjae.cho@kaist.ac.kr
Department of Physics
http://qtak.kaist.ac.kr/
KAIST
Profile:
Seungho Kim, PhD Candidate
krksh21@kaist.ac.kr
Department of Physics
http://qtak.kaist.ac.kr/
KAIST
(END)
2020.02.21 View 10504