.png)
<(From Left) Professor Byungha Shin, Ph.D candidate Chaeyoun Kim, Dr. Oki Gunawan>
Semiconductors are used in devices such as memory chips and solar cells, and within them may exist invisible defects that interfere with electrical flow. A joint research team has developed a new analysis method that can detect these “hidden defects” (electronic traps) with approximately 1,000 times higher sensitivity than existing techniques. The technology is expected to improve semiconductor performance and lifetime, while significantly reducing development time and costs by enabling precise identification of defect sources.
KAIST (President Kwang Hyung Lee) announced on January 8th that a joint research team led by Professor Byungha Shin of the Department of Materials Science and Engineering at KAIST and Dr. Oki Gunawan of the IBM T. J. Watson Research Center has developed a new measurement technique that can simultaneously analyze defects that hinder electrical transport (electronic traps) and charge carrier transport properties inside semiconductors.
Within semiconductors, electronic traps can exist that capture electrons and hinder their movement. When electrons are trapped, electrical current cannot flow smoothly, leading to leakage currents and degraded device performance. Therefore, accurately evaluating semiconductor performance requires determining how many electronic traps are present and how strongly they capture electrons.
The research team focused on Hall measurements, a technique that has long been used in semiconductor analysis. Hall measurements analyze electron motion using electric and magnetic fields. By adding controlled light illumination and temperature variation to this method, the team succeeded in extracting information that was difficult to obtain using conventional approaches.
Under weak illumination, newly generated electrons are first captured by electronic traps. As the light intensity is gradually increased, the traps become filled, and subsequently generated electrons begin to move freely. By analyzing this transition process, the researchers were able to precisely calculate the density and characteristics of electronic traps.
The greatest advantage of this method is that multiple types of information can be obtained simultaneously from a single measurement. It allows not only the evaluation of how fast electrons move, how long they survive, and how far they travel, but also the properties of traps that interfere with electron transport.
The team first validated the accuracy of the technique using silicon semiconductors and then applied it to perovskites, which are attracting attention as next-generation solar cell materials. As a result, they successfully detected extremely small quantities of electronic traps that were difficult to identify using existing methods—demonstrating a sensitivity approximately 1,000 times higher than that of conventional techniques.

< Conceptual Diagram of the Evolution of Hall Characterization (Analysis) Techniques >
Professor Byungha Shin stated, “This study presents a new method that enables simultaneous analysis of electrical transport and the factors that hinder it within semiconductors using a single measurement,” adding that “it will serve as an important tool for improving the performance and reliability of various semiconductor devices, including memory semiconductors and solar cells.”
The results of this research were published on January 1 in Science Advances, an international academic journal, with Chaeyoun Kim, a doctoral student in the Department of Materials Science and Engineering, as the first author.
※ Paper title: “Electronic trap detection with carrier-resolved photo-Hall effect,” DOI: https://doi.org/10.1126/sciadv.adz0460
This research was supported by the Ministry of Science and ICT and the National Research Foundation of Korea.

< Conceptual Diagram of Charge Transport and Trap Characterization Using Photo-Hall Measurements (AI-generated image) >
For a wearable device to distinguish walking from a brief swing of the arm, it must recognize how a movement changes over time. Korean researchers have developed a technology that stacks semiconductor devices with different response speeds, allowing them to recognize both a change that has just occurred and the changes before it. The technology could be applied to small devices that are worn on or attached to the body to analyze movement and physiological signals. KAIST (President Choongsik B
2026-09-29Korean researchers have developed a technology that could make electric-vehicle (EV) batteries smaller and lighter while helping EVs travel farther on a single charge. A KAIST research team has proposed a new solution to a persistent problem in anode-free batteries, which reduce weight and volume by eliminating anode materials such as graphite that normally store lithium during charging. In these batteries, lithium can grow into sharp, spike-like structures that shorten battery life. The key l
2026-09-22A new approach could help make future AI chips smaller and more energy-efficient. A KAIST-led research team has used a single material to address one of the major obstacles facing atomically thin semiconductors, the difficulty of efficiently injecting charge. The technology could contribute to next-generation AI and low-power semiconductor devices in which multiple ultrathin layers are vertically integrated to increase device density and performance. KAIST (President Choongsik Bae) announced
2026-09-16Among the gases used in semiconductor manufacturing, tetrafluoromethane (CF₄) is a greenhouse gas over 6,000 times more potent than carbon dioxide. A KAIST research team has developed a technology that removes this gas with high efficiency while extending the usable lifetime of the catalyst that helps break it down by harnessing the ‘power of disorder,’ in which mixing multiple metal atoms together actually stabilizes the catalyst’s structure. KAIST (President Choongsik Bae)
2026-09-03As AI systems become more advanced, memory is required to transfer larger amounts of data at higher speeds. But conventional planar semiconductor scaling is running out of room. A KAIST research team has now addressed a key weakness in three-dimensional, vertically stacked memory devices, opening a new path to faster, more power-efficient AI semiconductors. KAIST (President Choongsik Bae) announced on August 25 that a research team led by Professor Jimin Kwon from the School of Electrical Eng
2026-08-20